



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/714,935	11/18/2003	Kazuhiro Maeda	1035-483	3704
23117 7590 04/08/2008 NIXON & VANDERHYE, PC 901 NORTH GLEBE ROAD, 11TH FLOOR ARLINGTON, VA 22203				
EXAMINER				
NGUYEN, JIMMY H				
ART UNIT		PAPER NUMBER		
2629				
MAIL DATE		DELIVERY MODE		
04/08/2008		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

**Application No.**

10/714,935

**Applicant(s)**

MAEDA ET AL.

**Examiner**

JIMMY H. NGUYEN

**Art Unit**

2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 14 January 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-28 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-28 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SE/US)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

### DETAILED ACTION

1. This Office Action is made in response to applicant's amendment filed on 01/14/2008.

Claims 1-28 are currently pending in the application. An action follows below:

#### *Claim Objections*

2. Claim 25 is objected to because of the following informalities: "**units**" in line 3 should be changed to -- **unit** --, so as to make the claimed feature consistent in the claim; see lines 1-2.

Appropriate correction is required.

#### *Claim Rejections - 35 USC § 112*

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 26-28 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As to **claim 26**, this claim recites a limitation, "the second unit circuits are disposed in physical spaces between the first unit circuits" presently recited in last two lines. Note that the above underlined limitation may imply "**plural** second unit circuits are disposed in a **single** physical space between two adjacent first unit circuits", which was not supported in the original disclosure.

As to **claims 27-28**, since these claims depend upon claim 26, these claims are therefore rejected for the same reason set forth in claim 26 above.

Additionally to **claim 27**, this claim recites a limitation (i), “first waveform processing circuits coupled to the first unit circuits” presently recited in line 3. Note that the above underlined limitation (i) may imply “**plural** first waveform processing circuits coupled to a **single** first unit circuit”, which was not supported in the original disclosure. This claim further recites a limitation (ii), “second waveform processing circuits coupled to the second unit circuits” in line 4. Note that the above underlined limitation (ii) may imply “**plural** second waveform processing circuits coupled to a **single** second unit circuit”, which was not supported in the original disclosure. This claim further recites a limitation (iii), “the second waveform processing circuits are disposed in physical spaces between the first waveform processing circuits” in last two lines. Note that the above underlined limitation (iii) may imply “**plural** second waveform processing circuits are disposed in a **single** physical space between two adjacent first waveform processing circuits”, which was not supported in the original disclosure.

Additionally to **claim 28**, this claim recites a limitation (i), “first waveform processing circuits coupled to the first unit circuits” presently recited in line 3. Note that the above underlined limitation (i) may imply “**plural** first waveform processing circuits coupled to a **single** first unit circuit”, which was not supported in the original disclosure. This claim further recites a limitation (ii), “second waveform processing circuits coupled to the second unit circuits” in line 4. Note that the above underlined limitation (ii) may imply “**plural** second waveform processing circuits coupled to a **single** second unit circuit”, which was not supported in the original disclosure. This claim further recites a limitation (iii), “the first and second

waveform processing circuits are disposed in physical spaces between the first and second unit circuits” in last two lines. Note that the above underlined limitation (iii) may imply “**plural** first waveform processing circuits and **plural** second waveform processing circuits **all** are disposed in a **single** physical space between the first unit circuit and the second unit circuit”, which was not supported in the original disclosure.

***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1-10 and 12-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Azami (US 6,702,407 B2).

As to claims 1, 2, 8-10, 13, 17, and 20, the claimed invention may be read in the Azami reference as follows: Azami discloses a **display device** (an active matrix image display device; see col. 6, line 52 and Fig. 30), comprising a **plurality of data signal lines** (source signal lines 104/SL; see Fig. 30; col. 1, line 35; col. 7, line 37); a **plurality of scanning signal lines** (gate signal lines 105; see Fig. 30; col. 1, line 36) intersecting with the data signal lines (104/SL); pixels (Fig. 30, col. 1, line 39) provided for each pair of the data signal lines and the scanning signal lines; a **scanning signal line driving circuit** (a gate signal line driving circuit 102; see Fig. 30; col. 1, line 31) for driving the scanning signal lines; and a **data signal line driving circuit** (a source signal line driving circuit 101; see Figs. 3 and 30; col. 1, line 30) comprising a

**sampling section** (a section including first and second latch portions, P/S conversion circuits, D/A conversion circuit, and a source line selecting circuits; see Fig. 3) for driving a plurality of data signal lines (SL) by sampling image data from an image signal according to a selection signal (output of a FF; see Fig. 3) sequentially outputted from a shift register block (a shift register portion; see Fig. 3), so as to transfer the image data to the data signal lines, and a **shift register block** (a shift register portion).

Azami further teaches the **shift register block** (a shift register portion; see Fig. 3) comprising a **first shift register** (a first shift register comprising, e.g., first 4 flipflop (FF) circuits; see Fig. 3) and a second shift register (a second shift register comprising next 4 FF circuits and inverters and NAND gates and their connections associated with the first four FF circuits; see Fig. 3). Azami teaches the first shift register comprising **4 unit circuits** (4 FF circuits) spaced-apart cascade-connected; outputting an input signal (a start pulse SP; see Fig. 3) in response to a clock signal (CLK; see Fig. 3, col. 6, lines 64-67); and sequentially outputting a selection signal from output-stages comprised of the unit circuits (see Fig. 3, col. 6, lines 64-67). Azami further teaches the unit circuits (FF circuits) of the first shift register being linearly disposed so that physical spaces are provided between adjacent pairs of the unit circuits (see Fig. 3). Azami further teaches **first (or other) circuits (each circuit including an inverter, an NAND, and their connections**; see Fig. 3) different from the unit circuits (first 4 FFs) of the first shift register, disposed in the physical spaces between adjacent unit circuits (FFs), and having outputs, which are not supplied to any of the unit circuits (FF circuits) of the first shift register (see Fig. 3). Accordingly, all limitations of these claims are read in the Azami reference.

As to claims 3-5, 18 and 19, as discussed above, each first (or other) circuit including an inverter, an NAND, and their connections (see Fig. 3) may be considered as a processing circuit which used output of one of the unit circuits of the first shift register; a unit circuit for a second shift register different from the first register; or a waveform processing circuit.

As to claims 6 and 7, Azami teaches signal paths (paths for transmitting clock signals to each FF circuit of the first shift register; see Fig. 3) for the first shift register provided on the **top side** of a circuit alignment of the unit circuits of the first and second shift registers and signal paths (paths for transmitting the output signals from the inverters and NAND gates to the first latch portion; see Fig. 3) for the second shift register provided on the **bottom side** of a circuit alignment of the unit circuits of the first and second shift registers (see Fig. 3).

As to claim 12, Azami teaches the image signal being digital signal (DR0-DR2, DG0-DG2 and DB0-DB2; see Fig. 3; col. 7, lines 10-14) and the first circuit (a circuit including an inverter, an NAND, and their connections; see Fig. 3) comprising an output circuit, which use outputs of the unit circuits of the first shift register (see Fig. 3).

As to claims 14-15, Azami teaches the data signal line driving circuit and the scanning signal line driving circuit formed on a substrate on which the pixels are formed (see col. 10, lines 33-42); the pixels, the data signal line driving circuit, and the scanning signal line driving circuit including active elements (TFTs), respectively, each of which is made of a polysilicon thin film transistor (see col. 10, lines 33-42 and col. 15, lines 6-27).

As to claim 16, Azami teaches the active elements formed on a glass substrate at a process temperature of not more than 600°C (see at least at col. 10, line 56 through col. 67; col. 11, lines 39-46; col. 15, lines 21-27).

As to claims 21-25, Azami teaches the unit circuits (first four flip-flop (FF) circuits; Fig. 3), for the first shift register, disposed linearly with the first circuit or the circuits other than the unit circuits of the first shift register (Fig. 3).

7. Claims 1-10 and 13-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Washio et al. (US 6,724,361 B1), hereinafter Washio.

As to claims 1, 2, 8-10, 13, 17, and 20, the claimed invention may be read in the Washio reference as follows: Washio discloses **a display device** (an image display device 11; see Fig. 2; col. 10, line 4), comprising **a plurality of data signal lines** (data signal lines SL1-SL<sub>n</sub>; see Fig. 2; col. 10, line 11); **a plurality of scanning signal lines** (scanning signal lines GL1-GL<sub>n</sub>; see Fig. 20; col. 10, lines 8-9) intersecting with the data signal lines (SL); pixels (16) (see Fig. 2, col. 10, line 12) provided for each pair of the data signal lines and the scanning signal lines; **a scanning signal line driving circuit** (a gate signal line driving circuit 13; see Fig. 2; col. 10, line 19) for driving the scanning signal lines; and **a data signal line driving circuit** (a data signal line driving circuit 14; see Fig. 2; col. 10, line 29) comprising **a sampling section** (18) (see Fig. 2) for driving a plurality of data signal lines (SL) by sampling image data from an image signal according to a selection signal (output of a FF; see Fig. 3) sequentially outputted from **a shift register block** (a shift register 1/27; see Figs. 2 and 11), so as to transfer the image data to the data signal lines, and a shift register block (1/27) (see col. 10, lines 28-38).

Washio further teaches the **shift register block** (27) comprising a **first shift register** (a first shift register comprising, e.g., first 4 flipflops (FFs) 23; see Fig. 11) and a second shift register (a second shift register comprising next 4 FFs 23 and inverters 24 associated with the first four FF circuits; see Fig. 11). Washio teaches the first shift register comprising **4 unit**



**circuits** (4 FFs 23) spaced-apart cascade-connected; outputting an input signal (a signal inputted in S terminal of the first FF 23; see Fig. 11) in response to a clock signal (SCK/SCKB; see Fig. 11, col. 12, lines 55-67); and sequentially outputting a selection signal from output-stages comprised of the unit circuits (23) (see Fig. 11, col. 15, line 59 through col. 16, line 21). Washio further teaches the unit circuits (FFs 23) of the first shift register being linearly disposed so that physical spaces are provided between adjacent pairs of the unit circuits (23) of the first shift register (see Fig. 11). Washio further teaches **first (or other) circuits (each circuit including an inverter 24;** see Fig. 11) different from the unit circuits (23) of the first shift register, disposed in the physical spaces between adjacent unit circuits (23), and having outputs, which are not supplied to any of the unit circuits (23) of the first shift register (see Fig. 11). Accordingly, all limitations of these claims are read in the Washio reference.

As to claims 3-5, 18 and 19, as discussed above, the first (or other) circuit (24) (e.g., **the second inverter 24** shown in Fig. 11) may be considered as a processing circuit which uses output of the first unit circuit (23) of the first shift register; a unit circuit for a second shift register different from the first register; or a waveform processing circuit.

As to claims 6 and 7, Washio teaches **signal paths** (paths for transmitting set signals to Sbar terminals to the first four FFs 23 or output signals Q from the first four FFs 23; see Fig. 11) for the first shift register provided on the **top side** of a circuit alignment of the unit circuits of the first and second shift registers and **signal paths** (paths for transmitting the reset signals R to the R terminal of the next 4 FFs of the second shift register; see Fig. 11) for the second shift register

provided on the **bottom side** of a circuit alignment of the unit circuits of the first and second shift registers (see Fig. 11).

As to claims 14-15, Washio teaches the data signal line driving circuit and the scanning signal line driving circuit formed on a substrate on which the pixels are formed (see col. 38, lines 20-22; col. 41, lines 1-4); the pixels, the data signal line driving circuit, and the scanning signal line driving circuit including active elements (TFTs), respectively, each of which is made of a polysilicon thin film transistor (see col. 17, lines 37-43).

As to claim 16, Washio teaches the active elements formed on a glass substrate at a process temperature of not more than 600°C (see at least at col. 18, lines 31-42; col. 21, lines 27-36; and col. 41, lines 5-9).

As to claims 21-25, Washio teaches the unit circuits (first four flip-flops (FFs) 23; Fig. 11), for the first shift register, disposed linearly with the first circuit or the circuits other than the unit circuits of the first shift register (Fig. 11).

#### *Claim Rejections - 35 USC § 103*

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Azami.

As to claim 11, Azami teaches that the circuit (a circuit including an inverter, an NAND, and their connections; see Fig. 3) different from the unit circuits comprises a waveform shaping

circuit, a buffer circuit, or a sampling circuit, which uses outputs of the unit circuits (see Fig. 3). Azami further teach the driving system of the source signal line driving circuit including an analog system and a digital system (see col. 1, lines 43-47); therefore, while Azami does not exemplify that the image data being an analog mage data, but it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify the source signal line driving circuit of Azami to drive an analog image data since the image data can be represented by either one of them and it would not bring any unexpected result.

10. Claims 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Washio.

As to claim 11, Washio teaches the first (or other) circuit (the second inverter 24) comprising a buffer circuit, which uses output of the first unit circuit (23) of the first shift register (see Fig. 11). Since the image signal must be either digital or analog and Washio is silent to the type of the image signal, Examiner, in the instant case, assumes the image signal of Washio is digital. Accordingly, Washio discloses all limitations of this claim except that Washio does not explicitly disclose the image signal being an analog signal, as presently claimed. However, while Washio does not exemplify that the image signal being an analog signal, but it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify the source signal line driving circuit of Washio to drive an analog signal since the image signal can be represented by either one of them and it would not bring any unexpected result.

As to claim 12, Washio teaches the first (or other) circuit (the second inverter 24) comprising an output circuit, which uses output of the first unit circuit (23) of the first shift register (see Fig. 11). Since the image signal must be either digital or analog and Washio is silent

to the type of the image signal, Examiner, in the instant case, assumes the image signal of Washio is analog. Accordingly, Washio discloses all limitations of this claim except that Washio does not explicitly disclose the image signal being a digital signal, as presently claimed. However, while Washio does not exemplify that the image signal being a digital signal, but it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify the source signal line driving circuit of Washio to drive a digital signal since the image signal can be represented by either one of them and it would not bring any unexpected result.

***Response to Arguments***

11. Applicant's arguments filed 1/14/2008 have been fully considered but they are not fully persuasive.

Applicant's argument, see page 12 of the amendment filed on 1/14/2008, with respect to the rejection under 35 USC 112, first paragraph, to claim 19 in the Office Action dated 9/13/2007, has been fully considered and is persuasive in light of the amendment to claim 19. This rejection is withdrawn.

With respect to the rejection under 35 USC 102(e) as being anticipated by Azami (US 6,702,407) to claims 1-10 and 12-20, Applicant argues that the inverters and NAND gates are not disposed in the physical space between adjacent flip-flops since Figure 3 of Azami is a schematic representation and does not reflect the relative physical arrangement of the various components shown therein; see pages 12-13 of the amendment filed 1/14/2008. Examiner disagrees because (i) at least the NAND gate receives a signal via a connection made between the two adjacent FFs (see Fig. 3); (ii) the schematic representation is normally sketched similarly closed to the

physical arrangement; and (iii) each of the figures 1 and 10-14 of the pending application is a mere layout example of the driving circuit on a paper (see specification, page 36, lines 10-12) and does not reflect the actual size and position of each element in the driving circuit (e.g., is the height of each flip-flop same as the height of each waveform processing circuit, as shown in any of figures 1 and 10-14 of the pending application?) Further, Applicant argues that assuming Fig. 3 showing a physical arrangement, the inverters and NAND gates are not disposed in the physical space between adjacent flip-flops. Examiner disagrees because Fig. 3 explicitly shows the inverters and NAND gates both disposed in the physical space between, e.g., the second and third flip-flops.

With respect to the rejection under 35 USC 102(e) as being anticipated by Washio et al. (US 6,724,361) to claims 1-10 and 13-20, Applicant argues “The office action points to the Figure 11 embodiment showing inverters 24 between the flip-flops of the shift register. Applicants respectfully submit that Figure 11 of Washio is a circuit diagram (see Washio, col. 8, lines 24-25) and does not reflect the relative physical arrangement of the various components shown therein. In particular, Washio does not disclose (or even suggest) how components of a shift register should be physically arranged or laid out relative to one another and to other circuits”; see page 14 of the amendment filed 1/14/2008. Examiner disagrees because the schematic representation is normally sketched similarly closed to the physical arrangement and each of the figures 1 and 10-14 of the pending application is a mere layout example of the driving circuit on a paper (see specification, page 36, lines 10-12) and does not reflect the actual size and position of each element in the driving circuit (e.g., is the height of each flip-flop same

as the height of each waveform processing circuit, as shown in any of figures 1 and 10-14 of the pending application?).

***Conclusion***

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy H. Nguyen whose telephone number is 571-272-7675. The examiner can normally be reached on Monday - Friday, 6:30 a.m. - 3:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached at 571-272-7681. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

Art Unit: 2629

applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Jimmy H Nguyen/

Primary Examiner, Art Unit 2629